



PATENT
Attorney Docket No.: K35A1303

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
QUOC N. DANG et al.

Application No.: 10/628,144

Filed: July 28, 2003

For: CLUSTER-BASED CACHE
MEMORY ALLOCATION

) Group Art Unit: 2187
)
) Examiner: Peugh, Brian R.

RECEIVED
CENTRAL FAX CENTER

OCT 22 2003

DECLARATION OF QUOC N. DANG
SWEARING BEHIND REFERENCE
(37 CFR § 1.131)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

I, Quoc N. Dang, hereby declare as follows:

1. I am a joint inventor in parent application number 09/552,407 (the "Parent Application"), now patent number 6,606,682, and I am a joint inventor in this continuation application number 10/628,144 (the "Continuation Application") which claims priority to the Parent Application. I am making this declaration to establish facts showing that the invention claimed in this Continuation Application was reduced to practice before January 25, 2000, which I am informed is the issue date of U.S. Patent Number 6,018,789 to Sokolov et al. (the "Sokolov '789 patent"). I will hereinafter refer to January 25, 2000 as the "Effective Date" of the Sokolov '789 patent.

2. I was employed by the original assignee, Western Digital Corporation ("WDC") at WDC's Irvine facility in the State of California, during the time between my

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 2

PATENT
Docket No.: K35A1303

conception of the invention recited in claims 1, 2, 6-9 and 13-20, which claims are being pursued in this Continuation Application, and the filing of the Parent Application.

3. I have read claims 1, 2, 6-9 and 13-20 and have a technical understanding of how such claims relate to the disclosure of the Parent Application and this Continuation Application.

4. I helped develop and reduce to practice, in the United States of America, a hard disk drive having an integrated circuit to which claims 1, 2, 6-9 and 13-20 apply prior to the Effective Date of the Sokolov '789 patent. This particular disk drive was called "Rebel" during its development. The Rebel disk drive, as reduced to practice, included a cache memory and a cache control system for implementing a cache method. The cache memory had a plurality of sequentially-ordered memory clusters for caching disk data of disk sectors identified by logical block addresses. The cache control system had a plurality of cluster control blocks and a tag memory including a plurality of tag records. Each cluster control block had a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters. Each tag record assigned a segment to a contiguous range of logical block addresses and defined the cluster control blocks forming the segment. Each segment of the memory clusters was for caching disk data of the assigned contiguous range of logical block addresses. The cluster segment record of each cluster control block associated with a segment included a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment. The cache control system of the Rebel disk drive also included a microprocessor that de-allocated an existing assigned segment and assigned the segment's associated cluster control blocks to the free list if a sufficient number of cluster control blocks were not available on the free list to enable caching of a range of logical block addresses requested by a host command. Also, the memory clusters were uniformly sized. Further, the cache memory was separate from the tag memory.

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 3

PATENT
Docket No.: K35A1303

5. Attached hereto as Exhibit "A" is an assembly tree of a Rebel disk drive. The Rebel disk drive included an ASSEMBLY PCB 61-600840-XXX (see arrow). The assembly tree is dated before the Effective Date of the Sokolov '789 patent (see revision dates in the upper right hand corner).

6. Attached hereto as Exhibit "B" is a Bill of Materials Report for an ASSEMBLY PCB 61-600840-001, which includes an integrated circuit: IC WD70C10SW/I285S (see arrow on page 2).


7. Attached hereto as Exhibit "C" are a Title page (page 1) and a select portion of a Table of Contents (pages 8-10) of a Device Specification for the integrated circuit IC WD70C10SW/I285S. The integrated circuit includes the cache control system (see arrow pointing to heading 10 on page 8) and the tag memory (see arrow pointing to heading 11 on page 9) that enable the Rebel disk drive to implement the cache method. The Device Specification is dated before the Effective Date of the Sokolov '789 patent.

9. This declaration factually establishes that the claimed invention was reduced to practice in the United States before the Effective Date of the Sokolov '789 patent.

10. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the Application and any patent issuing thereon.

Date: October 13, 2003

Lake Forest, California
(city)


Quoc N. Dang

RECEIVED
CENTRAL FAX CENTER

OCT 22 2003



PATENT

Attorney Docket No.: K35A1303

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
QUOC N. DANG et al.

Application No.: 10/628,144

Filed: July 28, 2003

**For: CLUSTER- BASED CACHE
MEMORY ALLOCATION**

) Group Art Unit: 2187
)
) Examiner: Peugh, Brian R.

**RECEIVED
CENTRAL FAX CENTER**

OCT 22 2003

**DECLARATION OF TSUN Y. NG
SWEARING BEHIND REFERENCE
(37 CFR § 1.131)**

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

I, Tsun Y. Ng, hereby declare as follows:

1. I am a joint inventor in parent application number 09/552,407 (the "Parent Application"), now patent number 6,606,682, and I am a joint inventor in this continuation application number 10/628,144 (the "Continuation Application") which claims priority to the Parent Application. I am making this declaration to establish facts showing that the invention claimed in this Continuation Application was reduced to practice before January 25, 2000, which I am informed is the issue date of U.S. Patent Number 6,018,789 to Sokolov et al. (the "Sokolov '789 patent"). I will hereinafter refer to January 25, 2000 as the "Effective Date" of the Sokolov '789 patent.

2. I was employed by the original assignee, Western Digital Corporation ("WDC") at WDC's Irvine facility in the State of California, during the time between my

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 2

PATENT
Docket No.: K35A1303

conception of the invention recited in claims 1, 2, 6-9 and 13-20, which claims are being pursued in this Continuation Application, and the filing of the Parent Application.

3. I have read claims 1, 2, 6-9 and 13-20 and have a technical understanding of how such claims relate to the disclosure of the Parent Application and this Continuation Application.

4. I helped develop and reduce to practice, in the United States of America, a hard disk drive having an integrated circuit to which claims 1, 2, 6-9 and 13-20 apply prior to the Effective Date of the Sokolov '789 patent. This particular disk drive was called "Rebel" during its development. The Rebel disk drive, as reduced to practice, included a cache memory and a cache control system for implementing a cache method. The cache memory had a plurality of sequentially-ordered memory clusters for caching disk data of disk sectors identified by logical block addresses. The cache control system had a plurality of cluster control blocks and a tag memory including a plurality of tag records. Each cluster control block had a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters. Each tag record assigned a segment to a contiguous range of logical block addresses and defined the cluster control blocks forming the segment. Each segment of the memory clusters was for caching disk data of the assigned contiguous range of logical block addresses. The cluster segment record of each cluster control block associated with a segment included a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment. The cache control system of the Rebel disk drive also included a microprocessor that de-allocated an existing assigned segment and assigned the segment's associated cluster control blocks to the free list if a sufficient number of cluster control blocks were not available on the free list to enable caching of a range of logical block addresses requested by a host command. Also, the memory clusters were uniformly sized. Further, the cache memory was separate from the tag memory.

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 3

PATENT
Docket No.: K35A1303

5. Attached hereto as Exhibit "A" is an assembly tree of a Rebel disk drive. The Rebel disk drive included an ASSEMBLY PCB 61-600840-XXX (see arrow). The assembly tree is dated before the Effective Date of the Sokolov '789 patent (see revision dates in the upper right hand corner).

6. Attached hereto as Exhibit "B" is a Bill of Materials Report for an ASSEMBLY PCB 61-600840-001, which includes an integrated circuit: IC WD70C10SW/I285S (see arrow on page 2).

7. Attached hereto as Exhibit "C" are a Title page (page 1) and a select portion of a Table of Contents (pages 8-10) of a Device Specification for the integrated circuit IC WD70C10SW/I285S. The integrated circuit includes the cache control system (see arrow pointing to heading 10 on page 8) and the tag memory (see arrow pointing to heading 11 on page 9) that enable the Rebel disk drive to implement the cache method. The Device Specification is dated before the Effective Date of the Sokolov '789 patent.

9. This declaration factually establishes that the claimed invention was reduced to practice in the United States before the Effective Date of the Sokolov '789 patent.

10. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the Application and any patent issuing thereon.

Date: ~~OCTOBER~~
September 13, 2003

ORANGE, California
(city)


Tsun Y. Ng

RECEIVED
CENTRAL FAX CENTER

OCT 22 2003



PATENT
Attorney Docket No.: K35A1303

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
QUOC N. DANG et al.

Application No.: 10/628,144

Filed: July 28, 2003

For: CLUSTER-BASED CACHE
MEMORY ALLOCATION

) Group Art Unit: 2187
)
) Examiner: Peugh, Brian R.



RECEIVED
CENTRAL FAX CENTER

OCT 22 2003

DECLARATION OF RALPH H. CASTRO
SWEARING BEHIND REFERENCE
(37 CFR § 1.131)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

I, Ralph H. Castro, hereby declare as follows:

1. I am a joint inventor in parent application number 09/552,407 (the "Parent Application"), now patent number 6,606,682, and I am a joint inventor in this continuation application number 10/628,144 (the "Continuation Application") which claims priority to the Parent Application. I am making this declaration to establish facts showing that the invention claimed in this Continuation Application was reduced to practice before January 25, 2000, which I am informed is the issue date of U.S. Patent Number 6,018,789 to Sokolov et al. (the "Sokolov '789 patent"). I will hereinafter refer to January 25, 2000 as the "Effective Date" of the Sokolov '789 patent.

2. I was employed by the original assignee, Western Digital Corporation ("WDC") at WDC's Irvine facility in the State of California, during the time between my

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 2

PATENT
Docket No.: K35A1303

conception of the invention recited in claims 1, 2, 6-9 and 13-20, which claims are being pursued in this Continuation Application, and the filing of the Parent Application.

3. I have read claims 1, 2, 6-9 and 13-20 and have a technical understanding of how such claims relate to the disclosure of the Parent Application and this Continuation Application.

4. I helped develop and reduce to practice, in the United States of America, a hard disk drive having an integrated circuit to which claims 1, 2, 6-9 and 13-20 apply prior to the Effective Date of the Sokolov '789 patent. This particular disk drive was called "Rebel" during its development. The Rebel disk drive, as reduced to practice, included a cache memory and a cache control system for implementing a cache method. The cache memory had a plurality of sequentially-ordered memory clusters for caching disk data of disk sectors identified by logical block addresses. The cache control system had a plurality of cluster control blocks and a tag memory including a plurality of tag records. Each cluster control block had a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters. Each tag record assigned a segment to a contiguous range of logical block addresses and defined the cluster control blocks forming the segment. Each segment of the memory clusters was for caching disk data of the assigned contiguous range of logical block addresses. The cluster segment record of each cluster control block associated with a segment included a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment. The cache control system of the Rebel disk drive also included a microprocessor that de-allocated an existing assigned segment and assigned the segment's associated cluster control blocks to the free list if a sufficient number of cluster control blocks were not available on the free list to enable caching of a range of logical block addresses requested by a host command. Also, the memory clusters were uniformly sized. Further, the cache memory was separate from the tag memory.

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 3

PATENT
Docket No.: K35A1303

5. Attached hereto as Exhibit "A" is an assembly tree of a Rebel disk drive. The Rebel disk drive included an ASSEMBLY PCB 61-600840-XXX (see arrow). The assembly tree is dated before the Effective Date of the Sokolov '789 patent (see revision dates in the upper right hand corner).

6. Attached hereto as Exhibit "B" is a Bill of Materials Report for an ASSEMBLY PCB 61-600840-001, which includes an integrated circuit: IC WD70C10SW/I285S (see arrow on page 2).


7. Attached hereto as Exhibit "C" are a Title page (page 1) and a select portion of a Table of Contents (pages 8-10) of a Device Specification for the integrated circuit IC WD70C10SW/I285S. The integrated circuit includes the cache control system (see arrow pointing to heading 10 on page 8) and the tag memory (see arrow pointing to heading 11 on page 9) that enable the Rebel disk drive to implement the cache method. The Device Specification is dated before the Effective Date of the Sokolov '789 patent.

9. This declaration factually establishes that the claimed invention was reduced to practice in the United States before the Effective Date of the Sokolov '789 patent.

10. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the Application and any patent issuing thereon.

ocoper
Date: September 13, 2003

Quandler, Arizona
(city)


Ralph H. Castro



PATENT
Attorney Docket No.: K35A1303

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
QUOC N. DANG et al.

Application No.: 10/628,144

Filed: July 28, 2003

For: CLUSTER-BASED CACHE
MEMORY ALLOCATION

) Group Art Unit: 2187
)
) Examiner: Peugh, Brian R.

RECEIVED
CENTRAL FAX CENTER

OCT 22 2003

DECLARATION OF VIRGIL V. WILKINS
SWEARING BEHIND REFERENCE
(37 CFR § 1.131)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

I, Virgil V. Wilkins, hereby declare as follows:

1. I am a joint inventor in parent application number 09/552,407 (the "Parent Application"), now patent number 6,606,682, and I am a joint inventor in this continuation application number 10/628,144 (the "Continuation Application") which claims priority to the Parent Application. I am making this declaration to establish facts showing that the invention claimed in this Continuation Application was reduced to practice before January 25, 2000, which I am informed is the issue date of U.S. Patent Number 6,018,789 to Sokolov et al. (the "Sokolov '789 patent"). I will hereinafter refer to January 25, 2000 as the "Effective Date" of the Sokolov '789 patent.

2. I was employed by the original assignee, Western Digital Corporation ("WDC") at WDC's Irvine facility in the State of California, during the time between my conception of the

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 2

PATENT
Docket No.: K35A1303

invention recited in claims 1, 2, 6-9 and 13-20, which claims are being pursued in this Continuation Application, and the filing of the Parent Application.

3. I have read claims 1, 2, 6-9 and 13-20 and have a technical understanding of how such claims relate to the disclosure of the Patent Application and this Continuation Application.

4. I helped develop and reduce to practice, in the United States of America, a hard disk drive having an integrated circuit to which claims 1, 2, 6-9 and 13-20 apply prior to the Effective Date of the Sokolov '789 patent. This particular disk drive was called "Rebel" during its development. The Rebel disk drive, as reduced to practice, included a cache memory and a cache control system for implementing a cache method. The cache memory had a plurality of sequentially-ordered memory clusters for caching disk data of disk sectors identified by logical block addresses. The cache control system had a plurality of cluster control blocks and a tag memory including a plurality of tag records. Each cluster control block had a cluster segment record for associating the cluster control block with a particular memory cluster and for forming variable length segments of the memory clusters without regard to the sequential order of the memory clusters. Each tag record assigned a segment to a contiguous range of logical block addresses and defined the cluster control blocks forming the segment. Each segment of the memory clusters was for caching disk data of the assigned contiguous range of logical block addresses. The cluster segment record of each cluster control block associated with a segment included a pointer to a subsequent cluster control block or to indicate an end cluster control block of the segment. The cache control system of the Rebel disk drive also included a microprocessor that de-allocated an existing assigned segment and assigned the segment's associated cluster control blocks to the free list if a sufficient number of cluster control blocks were not available on the free list to enable caching of a range of logical block addresses requested by a host command. Also, the memory clusters were uniformly sized. Further, the cache memory was separate from the tag memory.

In re Application of:
QUOC N. DANG et al.
Application No.: 10/628,144
Filed: July 28, 2003
Page 3

PATENT
Docket No.: K35A1303

5. Attached hereto as Exhibit "A" is an assembly tree of a Rebel disk drive. The Rebel disk drive included an ASSEMBLY PCB 61-600840-XXX (see arrow). The assembly tree is dated before the Effective Date of the Sokolov '789 patent (see revision dates in the upper right hand corner).

6. Attached hereto as Exhibit "B" is a Bill of Materials Report for an ASSEMBLY PCB 61-600840-001, which includes an integrated circuit: IC WD70C10SW/I285S (see arrow on page 2).

7. Attached hereto as Exhibit "C" are a Title page (page 1) and a select portion of a Table of Contents (pages 8-10) of a Device Specification for the integrated circuit IC WD70C10SW/I285S. The integrated circuit includes the cache control system (see arrow pointing to heading 10 on page 8) and the tag memory (see arrow pointing to heading 11 on page 9) that enable the Rebel disk drive to implement the cache method. The Device Specification is dated before the Effective Date of the Sokolov '789 patent.

9. This declaration factually establishes that the claimed invention was reduced to practice in the United States before the Effective Date of the Sokolov '789 patent.

10. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the Application and any patent issuing thereon.

Date: October 17, 2003
Penis, California
(city)


Virgil V. Wilkins

RECEIVED
CENTRAL FAX CENTER

OCT 22 2003



BOM Search Results

Exhibit B

Page 1 of 3

WD Bill of Materials Report (Web)

Report Date: Sat, 15 Mar 2003 00:37:33 GMT

Item: 61-600840-001

Rev: E as of 15-MAR-2003 00:37:34 GMT

Org ID:WDC

Desc: PCBA, REBEL ENTEK FLASH

Seq	Item Number	Description	Rev	Qty	Ref Des
1	<u>60-600840-000</u>	PCB ENTEK REBEL / REBEL 2	A	1	
	<u>60-600840-400</u>	PCB, REBEL / REBEL 2 ENTEK 4UP PANEL		1	
	<u>60-600840-X00</u>	PCB, REBEL / REBEL 2 ENTEK CROSSOUT PANEL		1	
3	<u>15-600003-000</u>	RES CM 0.0 OHM 1/10W 0805	A	1	R22
4	<u>15-600004-000</u>	RES CM 0.0 OHM 1/16W 0603	A	4	R34 R38 R41 R57
8	<u>15-600004-345</u>	RES CM 10 OHM 5% 1/16W 0603	A	1	R21
10	<u>15-601004-263</u>	RES CM 80.6 OHM 1% 1/16W 0603	A	2	R12 R13
12	<u>15-600004-357</u>	RES CM 33 OHM 5% 1/16W 0603	A	3	R17 R39 R46
15	<u>15-600004-363</u>	RES CM 56 OHM 5% 1/16W 0603	A	2	R20 R37
17	<u>15-600004-369</u>	RES CM 100 OHM 5% 1/16W 0603	A	7	R23 R29 R3 R30 R35 R4 R40
18	<u>15-600004-376</u>	RES CM 200 OHM 5% 1/16W 0603	A	6	R10 R15 R16 R26 R31 R33
19	<u>15-600004-385</u>	RES CM 470 OHM 5% 1/16W 0603	A	2	R18 R43
20	<u>15-600004-393</u>	RES CM 1.0K 5% 1/16W 0603	A	2	R47 R48
23	<u>15-600004-400</u>	RES CM 2.0K 5% 1/16W 0603	A	3	R49 R50 R51
24	<u>15-600004-417</u>	RES CM 10K 5% 1/16W 0603	A	7	R1 R14 R25 R36 R45 R69 R9
26	<u>15-600004-441</u>	RES CM 100K 5% 1/16W 0603	A	1	R2
29	<u>15-600004-449</u>	RES CM 220K 5% 1/16W 0603	A	2	R5 R70
31	<u>15-600004-489</u>	RES CM 10M 5% 1/16W 0603	A	1	R65
33	<u>15-601001-767</u>	RES CM 1.50 OHM 1% 1/4W 1206	A	2	R67 R68
34	<u>15-601004-301</u>	RES CM 200 OHM 1% 1/16W 0603	A	1	R19
35	<u>15-601004-416</u>	RES CM 3.16K 1% 1/16W 0603	A	1	R64
36	<u>15-601004-423</u>	RES CM 3.74K 1% 1/16W 0603	A	1	R62
37	<u>15-601004-431</u>	RES CM 4.53K 1% 1/16W 0603	A	1	R11
39	<u>15-601004-464</u>	RES CM 10.0K 1% 1/16W 0603	A	1	R55
42	<u>15-601004-560</u>	RES CM 100K 1% 1/16W 0603	A	1	R58
43	<u>15-601004-625</u>	RES CM 475K 1% 1/16W 0603	A	1	R56
45	<u>17-601002-333</u>	CAP CER .033UF 10% X7R 0805	A	1	C49
49	<u>17-600003-101</u>	CAP CER 100PF 5% NPO 50V 0603	A	4	C16 C17 C30

BOM Search Results

Page 2 of 3

					C51
50	<u>17-600003-150</u>	CAP CER 15PF 5% NPO 50V 0603	A	2	C29 C40
51	<u>17-600003-181</u>	CAP CER 180PF 5% NPO 50V 0603	A	1	C43
52	<u>17-600003-221</u>	CAP CER 220pF 5% NPO 0603	A	1	C63
53	<u>17-600003-391</u>	CAP CER 390pF 5% NPO 25V 0603	A	2	C32 C33
55	<u>17-601003-104</u>	CAP CER 0.1UF 10% X7R 16V 0603	A	1	C62
57	<u>17-601003-332</u>	CAP CER 3300PF 10% X7R 50V 0603	A	10	C11 C15 C19 C21 C27 C28 C34 C39 C4 C6
58	<u>17-601003-154</u>	CAP CER 0.15UF X7R 10% 10V 0603	A	1	C9
59	<u>17-602003-104</u>	CAP CER 0.1UF +80-20% Y5V 25V 0603	A	19	C1 C12 C14 C18 C2 C20 C22 C3 C37 C41 C42 C44 C45 C46 C50 C56 C58 C60 C8
60	<u>17-603006-105</u>	CAP CER 1.0UF X7R 20% 16V 1206	A	2	C31 C35
61	<u>19-600000-194</u>	CAP TANT 10UF 20% 10V (A)	A	1	C57
62	<u>19-600000-193</u>	CAP TANT 4.7UF 20% 10V (A)	A	1	C5
63	<u>19-600000-195</u>	CAP TANT 22uF 20% 10V (B)	A	1	C47
69	<u>19-602000-160</u>	CAP TANT 1.0UF 20% 35V (B)	D	1	C52
70	<u>19-602000-167</u>	CAP TANT 15uF 20% 35V (D)	A	1	C48
72	<u>27-600099-000</u>	IC FLASH 64K*16 35NS 44PLCC	A	1	U2
	<u>43-600065-001</u>	SCKT IC 44PLCC W/O KEY .185H MAX		1	
75	<u>27-601123-000</u>	IC SDRAM 1M*16-10 SYNC 50TSOP	A	1	U4
77	<u>28-601018-000</u>	IC LM1117B 3.3V 1.2A 2% REG DPAK	A	1	U6
78	<u>28-601012-000</u>	IC 78M08 8V 2% REG D-PAK	A	1	U7
80	<u>29-600506-000</u>	IC L6262 R2.4 ORCA 44TQFP	A	1	U5
	<u>29-600528-000</u>	IC L6262 R2.6 ORCA 44TQFP		1	
82	<u>29-600507-000</u>	IC CLSH3367 R=B2 RIGEL II 100MQFP	A	1	U3
	<u>2029-001003-000</u>	IC CLSH3367 R=B3 RIGEL II DPH 100MQFP		1	
	<u>29-600508-000</u>	IC CLSH3367DH-B2 RIGEL-2 100MQFP		1	
84	<u>29-601226-000</u>	<u>IC WD70C10SW/1285S R=3.0 176TQFP</u>	A	1	U1
86	<u>31-600043-000</u>	DIODE SS14 SHKTY 1A 40V D0214M	B	1	D3
88	<u>32-600051-000</u>	DIODE TVS SMB12A 12V D0214AA	A	1	D2
89	<u>32-600052-000</u>	DIODE TVS SMBJ5.0 5V D0214AA	A	1	D1
90	<u>33-600032-000</u>	RESN CER 25MHZ 0.3% 3T 373113	C	1	Y1



BOM Search Results

Page 3 of 3

92	<u>39-600091-000</u>	IND FERRITE BEAD POWER 1206	B	5	L1 L4	L2 L5	L3
93	<u>41-001321-003</u>	CONN PPHDR 16P2R ST HI-TEMP .045 TAIL	I	1	J1		
94	<u>42-000019-000</u>	CONN JMPR 2P 6mmX2.54mm CTR WHT	OB	1	J8 (1-2)		
	<u>42-000018-002</u>	CONN JMPR 2P1R .1CT ST HDL WHT		1			
95	<u>63-006364-000</u>	CONTACT SPRING	B	4	J11 J14	J12	J13
96	<u>41-600042-000</u>	CONN CENTURY 54P COMBO SMTMULT	F	1	J2	J3	J8
100	<u>63-001303-000</u>	LABEL BLANK 0.25 X 1.25 INCH	C	1			
101	<u>96-001875</u>	PCBA BARCODE PRINT SPEC.	EA	0			
105	<u>65-600840-000</u>	ARTWORK, REBEL / REBEL 2 ENTEK	A	0			
106	<u>61-600840</u>	PCBA, REBEL ENTEK DWG	A	0			
107	<u>68-600840-000</u>	SCHEMATIC, REBEL ENTEK	B	0			

This page took 6.301 seconds to process.




Developed by Web Technology Group

Copyright © 2001 - 2002 Western Digital Corporation. All rights reserved.



Exhibit C

WD70C10 Device Specification

		PROJECT LEAD	
		MGR CONTROLLER DEV	
<p>WD70C10</p> <p>Device Specification</p> <p>1285s x 3.0</p>			
A	WDC 23672	Initial Release	Smorally 6/4/99
REV	ECO	DESCRIPTION	DATE
		WESTERN DIGITAL CORPORATION	
		WD70C10 DEVICE SPECIFICATION	
		DOCUMENT NUMBER 96-107010-003	

96-107010-003 Rev. A June 1, 1999 8:23 pm

Page 1 of 424

This information is confidential and proprietary to WDC and shall not be reproduced or further disclosed to anyone other than WDC employees without written authorization from WESTERN DIGITAL Corporation.



WD70C10 Device Specification

9.6.3	163
9.6.4	163
9.6.5	164
9.6.6	164
9.6.7	165
9.6.8	165
9.6.9	165
9.6.10	165
9.6.11	165
9.7	166
9.7.1	166
9.7.2	167
9.7.3	168
9.7.4	169
9.7.5	169
9.7.6	169
9.8	170
9.9	170
9.10	171
9.11	172
9.12	173
9.13	173
9.13.1	177
9.13.2	177
9.13.3	178
9.13.4	179
9.13.5	180
9.13.6	181
9.13.7	183
9.14	183
10.0	Performance IDE Cache.....	185
10.1	Command Decoder Function Description.....	185
10.2	Command FIFO and Read Miss Queue logic.....	186
10.2.1	Function description.....	186
10.2.2	Access of the CMD FIFO and Read Miss Queue Register.....	187
10.2.3	Command FIFO Registers Accessed by Microprocessor.....	187
10.2.4	Command FIFO Registers Accessed by HWCS.....	189
10.3	CCB SRAM logic.....	190
10.3.1	Function description.....	190
10.3.2	CCB SRAM Registers Accessed by microprocessor.....	190
10.3.3	CCB SRAM Registers Accessed by HWCS.....	191
10.4	Free CCB List logic.....	192
10.4.1	Function description.....	192



WD70C10 Device Specification

10.4.2	Free CCB List Registers Accessed by Microprocessor.....	193
10.4.3	Free CCB List Registers Accessed by HWCS	194
10.5	MRU/LRU	194
10.5.1	MRU/LRU Block Diagram.....	195
10.5.2	MRU/LRU Registers	195
10.5.3	HWCS Command register (W @ 0Ch).....	195
10.5.4	HWCS LRU register (W @ 0Dh)	196
10.5.5	HWCS MRU register (W @ 0Eh).....	196
10.5.6	HWCS Status registers (R @ 00h, 0fh)	196
10.5.7	Micro Command register (W @ 1A58h)	197
10.5.8	Micro LRU register (W @ 1A5Ah)	198
10.5.9	Micro MRU register (W @ 1A5Ch)	198
10.5.10	Micro Status register (R @ 1A5Eh)	198
10.5.11	Micro Control register (W @ 1A70h)	199
10.5.12	Micro Read register (R @ 1A00- 1A3Eh)	199
11.0	TAG RAM Overview	201
11.1	TAG RAM Entry Address Assignment.....	201
11.2	MBTAG Entry Format.....	202
11.3	SBTAG Entry format.....	203
11.4	Tag entry control state (control field definition)	204
11.5	Tag entry data state (data field definition)	204
11.6	TAG Diagram	205
11.7	TAGRAM DIAGRAM	206
11.8	Micro Registers	207
11.8.1	Micro holding registers, R/W by Micro, addr 1b0a-1b00	207
11.8.2	Micro Command register Zero, r/w by micro @ 1B0Ch.....	208
11.8.3	Micro Command register one, r/w by Micro @ 1B0Eh	208
11.8.4	Micro LBA registers, r/w by micro.....	209
11.8.5	Micro LBA count register, r/w by micro.....	209
11.8.6	Micro Bit-map result registers, R by micro.....	209
11.8.7	Micro Bit-map result overview register, R by Micro	210
11.8.8	Micro Result register. read by Micro @ 1B24h.....	210
11.8.9	Micro HWCS Bit-map result registers, R by Micro.....	211
11.8.10	Micro HWCS Bit-map result overview register, R by Micro @ 1B32	212
11.8.11	Micro HWCS Result register. read by Micro @ 1B34h.....	212
11.8.12	MB/SB Free TAG count register. read by Micro @ 1B36h.....	212
11.8.13	MB/SB Available TAG count register. read by Micro @ 1B38h.....	213
11.8.14	Free/available TAG threshold register. read/ write by Micro @ 1B3Ah	213
11.9	HWCS Registers	214
11.9.1	HWCS holding register, R/W by HWCS	214
11.9.2	HWCS Tag Address register, r/w by HWCS.....	215
11.9.3	HWCS Command, r/w by HWCS	215
11.9.4	HWCS LBA registers(3,2,1,0), r/w by HWCS	216
11.9.5	HWCS LBA count registers: r/w by HWCS.....	216



WD70C10 Device Specification

11.9.6	MB/SB Free TAG count register, read by HWCS	216
11.9.7	MB/SB Available TAG count register, read by HWCS	217
11.9.8	HWCS miscellaneous register, bit 0 r/w by HWCS, bit 7 is read only.....	217
11.9.9	HWCS Result register A, B, C. read by HWCS	217
11.9.10	HWCS Bit-map result register level1, R by HWCS	218
11.9.11	HWCS Bit-map result register level2a, level2b R by HWCS or by Micro.....	218
11.9.12	HWCS Bit-map result registers 0-11, R by HWCS	219
11.10	TAG Operation.....	220
11.10.1	TAG control state machine	220
11.10.2	TAG SRAM access control	220
11.10.3	Micro's TAG RAM read/ write access and scan.....	221
11.10.4	HWCS's TAG RAM read/ write access and scan	222
11.10.5	Disk Pipe's Vcount update	222
11.10.6	Command decoder interface:.....	223
11.10.7	Command Queue/ Command Fifo interface	223
11.11	Range Detection	224
11.11.1	Range detection definition:	224
11.12	Scan operation:.....	226
11.12.1	Scan detection result status.....	226
11.12.2	Scan (read mode):	227
11.12.3	Scan (write mode):.....	227
11.12.4	Scan (free tag):	228
11.12.5	Scan (HWCS read mode)	228
12.0	Universal Buffer Manager	229
12.1	229
12.2	230
12.3	230
12.4	231
12.4.1	233
12.4.2	234
12.5	237
12.5.1	237
12.5.2	238
12.5.3	240
12.5.4	242
12.5.5	242
12.5.6	243
12.5.7	243
12.5.8	244
12.6	246
12.7	247
12.8	247
12.8.1	247